Skip to content

Email: contact@moschip.com

  • Brand Kit *
  • #MosChipLife
  • Press & News
  • Careers HIRING
  • Training
  • Resources
  • English
    • हिन्दी
    • 한국어
    • Deutsche
    • français
    • Español
    • 日本語
    • 中国人
TSMC Design Center Alliance Partner_MosChipMosChip-New-Logo-WHITE-3000X700
  • CompanyExpand
    • About Us
    • Quality
    • Awards & Recognition
    • Board of Directors
    • Executive Leadership
  • Semiconductor NEWExpand
    • Semiconductor IP NEWExpand
      • Digital IP
      • Verification IP
      • Mixed – Signal IP NEW
    • Turn-key ASIC
    • Semiconductor Design ServicesExpand
      • RTL Design and Verification Services
      • Analog Layout Services
      • Physical Design Services
  • SystemExpand
    • System Engineering
    • Embedded Systems
    • Enterprise and Mobile Applications
    • Validation and Testing
  • IoTExpand
    • Asset MonitoringExpand
      • Mobile Asset MonitoringExpand
        • Heavy Equipment Monitoring
        • Cold Chain Logistics Monitoring
      • Stationary Asset MonitoringExpand
        • Diesel Generator Monitoring
  • Investor relationsExpand
    • Annual Reports
    • Financial Reports
    • Shareholding Patterns
    • Company Announcements
    • Corporate Governance Reports
    • Newspaper Publications
    • Policies & Documents
    • AGM, EGM, Postal Ballot & Voting Results
    • Scheme of Merger
    • NCLT Convened Meetings
    • Shareholder Forms
    • Investor Relations Contact
    • Share price
  • Blog
  • Contact
ASIC Inquiry
TSMC Design Center Alliance Partner_MosChipMosChip-New-Logo-WHITE-3000X700
ASIC Quote

Digital IPs

Reduce Trunaround time & Faster SoC Design Verification

Digital IPs

MosChip has more than 30+ IP digital in its portfolio. We provide digital verification IPs and validation services ranging from analog, mixed-signal, ASIC, SoC, digital logic, and custom IP. We use advanced verification methods for projects as per the client’s process.

Network IPs

Ethernet 10/100 MAC

Ethernet controller is compliant to IEEE802.3 and it provides interface between the host subsystem and the Media Independent Interface (MII). The 10/100 Ethernet MAC consists of DMA (TX DMA, RX DMA), TLI (TX buffer, RX buffer), 10/100 Ethernet controller. The DMA automates data transfers and frees the CPU from this task. The Transaction Layer Interface (TLI) is a 64-bit wide block designed to provide a bridge between the DMA controller and a 10/100 Ethernet controller. The TLI uses 4 Kbytes FIFO for transmit (TX Buffer) and 2 Kbytes FIFO for receive (RX Buffer).

Interface IPs

  • USB2.0 Host controller
  • USB2.0 Device controller
  • USB2.0 OTG controller
  • USB 1.1 device controller
  • USB3.0 Host Controller (Coming Soon)
  • PCI v2.1 Master/Slave controller
  • PCI v2.1 Host Controller

The USB 2.0 Host Controller implements an EHCI interface and OHCI interface that interfaces UTMI USB port transceiver on one side and to an application device core/system’s microprocessor on the other side using VCI interface. The EHCI controller is used for all high-speed communications to high-speed-mode devices connected to the root port.

USB 2.0 Device controller implements a complete high/full speed peripheral controller that interfaces UTMI USB port transceiver on one side and to an application device core/system’s microprocessor on the other. It supports control, bulk, interrupt and isochronous transfers defined by USB2.0 specifications.

On-The-Go Controller (OTG) is a USB2.0 OTG supplement compliant with support of high-, full-, and low-speed operation. It supports a UTMI interface to connect to a USB OTG PHY. It uses a VCI bus to interface with an application device core/system’s microprocessor external processor.

USB device controller (UDC) works like a source and destination of data for the USB host controller.  USB device protocol is implemented in this controller. This controller will respond to all standard commands specified in the USB1.1 specification. This is compliant with the USB1.1 specifications.  Have the clock recovery mechanism to recover the clock from the data on dp and dm lines and 48MHz external clock.

USB3.0 Host controller IP is compliant to xHCI specifications 0.96 and capable of supporting SuperSpeed, High Speed, Full Speed, and Low-Speed devices. The Host Controller IP supports the parallel operation of Super Speed and USB2.0 on Root Hub Ports. Host controller supports all USB3.0 and USB2.0 Link Power Management features. The Host Controller IP provides a simple VCI interface to connect to any System Bus.

The PCI master/slave controller is fully compliant with PCI Local Bus Specification, Revision 2.3. It has a fully customizable PCI Configuration Space. The controller supports both 32- and 64-bit PCI bus paths. The application interface can be configured of 32 bit as well as a 64-bit interface as per requirements. The IP supports both master and slave operations and PCI power management.

The PCI Host controller offers a PCI 32-bit bus operating at 33MHz and supports PCI devices conforming to the PCI Local Bus Specification 2.1. PCI Host Bridge contains an internal arbiter to manage up to 4 external devices.

USB2.0 Host controller

The USB 2.0 Host Controller implements an EHCI interface and OHCI interface that interfaces UTMI USB port transceiver on one side and to an application device core/system’s microprocessor on the other side using VCI interface. The EHCI controller is used for all high-speed communications to high-speed-mode devices connected to the root port.

USB2.0 Device controller

USB 2.0 Device controller implements a complete high/full speed peripheral controller that interfaces UTMI USB port transceiver on one side and to an application device core/system’s microprocessor on the other. It supports control, bulk, interrupt and isochronous transfers defined by USB2.0 specifications.

USB2.0 OTG controller

On-The-Go Controller (OTG) is a USB2.0 OTG supplement compliant with support of high-, full-, and low-speed operation. It supports a UTMI interface to connect to a USB OTG PHY. It uses a VCI bus to interface with an application device core/system’s microprocessor external processor.

USB 1.1 device controller

USB device controller (UDC) works like a source and destination of data for the USB host controller.  USB device protocol is implemented in this controller. This controller will respond to all standard commands specified in the USB1.1 specification. This is compliant with the USB1.1 specifications.  Have the clock recovery mechanism to recover the clock from the data on dp and dm lines and 48MHz external clock.

USB3.0 Host Controller (Coming Soon)

USB3.0 Host controller IP is compliant to xHCI specifications 0.96 and capable of supporting SuperSpeed, High Speed, Full Speed, and Low-Speed devices. The Host Controller IP supports the parallel operation of Super Speed and USB2.0 on Root Hub Ports. Host controller supports all USB3.0 and USB2.0 Link Power Management features. The Host Controller IP provides a simple VCI interface to connect to any System Bus.

PCI v2.1 Master/Slave controller

The PCI master/slave controller is fully compliant with PCI Local Bus Specification, Revision 2.3. It has a fully customizable PCI Configuration Space. The controller supports both 32- and 64-bit PCI bus paths. The application interface can be configured of 32 bit as well as a 64-bit interface as per requirements. The IP supports both master and slave operations and PCI power management.

PCI v2.1 Host Controller

The PCI Host controller offers a PCI 32-bit bus operating at 33MHz and supports PCI devices conforming to the PCI Local Bus Specification 2.1. PCI Host Bridge contains an internal arbiter to manage up to 4 external devices.

Memory Controlled IP

DMA Controller

The memory 2 memory DMA controller transfers data from memory location to other memory location. DMA operation begins when software enables a DMA, after setting the source and destination starting addresses, transfer count, and control information. The DMA engine moves the data block and the DMA operation ends naturally when the number of bytes specified by the transfer count has been moved.

Communication IPs​

  • IrDA controller – SIR, MIR, FIR
  • I2C Master Controller
  • SPI Master Controller
  • UART/Serial Port - RS232, RS422, RS485
  • IEEE1284 Parallel Port controller
  • Generic GPIO controller

The IRDA controller supports data rates from 2.4 Kbps to 115.2Kbps in SIR mode, 1.152 Mbps in MIR (Medium IR), and 4Mbps in FIR mode.

The I2C (Inter-Integrated Circuit) master controller operates using two wires – SCL and SDA. The controller supports programmable speeds up to 400 kHz. It has a generic application interface for integration.

The SPI (Serial Peripheral Interface) host controller supports a maximum of 4 devices and has a programmable SPI clock. This supports full-duplex synchronous data transfers. The controller supports a variable length of transfer word up to 32 bits and supports programmable SPI Clock Polarity and Phases.

The Serial Port IP is Single Port Standalone IP, which supports all the features in the modes like 16C450, 16C550, 16C550Ex, 16C650, 16C750/16C950. Supports bi-directional speeds from 50 bps to 16 Mbps per serial port. Supports full serial modem control. Supports Hardware as well as Software flow control.

The IEEE1284 compliant parallel port controller supports faster data rates up to 2.0Mbytes/sec. Supports Nibble mode, Byte Mode, EPP, ECP. Auto-negotiation is implemented in hardware.

General Purpose I/O pins are used for system control and connection of various devices. This (GPIO) controller provides dedicated general-purpose pins that can be configured as either inputs or outputs. There can be 32 (programmable*) General Purpose Input/output pins. All the GPIO pins in input mode can generate interruptions. Each GPIO can be configured independently of all other GPIO. The GPIO’s allow data input and IRQ generation.

IrDA controller – SIR, MIR, FIR

The IRDA controller supports data rates from 2.4 Kbps to 115.2Kbps in SIR mode, 1.152 Mbps in MIR (Medium IR), and 4Mbps in FIR mode.

I2C Master Controller

The I2C (Inter-Integrated Circuit) master controller operates using two wires – SCL and SDA. The controller supports programmable speeds up to 400 kHz. It has a generic application interface for integration.

SPI Master Controller

The SPI (Serial Peripheral Interface) host controller supports a maximum of 4 devices and has a programmable SPI clock. This supports full-duplex synchronous data transfers. The controller supports a variable length of transfer word up to 32 bits and supports programmable SPI Clock Polarity and Phases.

UART/Serial Port - RS232, RS422, RS485

The Serial Port IP is Single Port Standalone IP, which supports all the features in the modes like 16C450, 16C550, 16C550Ex, 16C650, 16C750/16C950. Supports bi-directional speeds from 50 bps to 16 Mbps per serial port. Supports full serial modem control. Supports Hardware as well as Software flow control.

IEEE1284 Parallel Port controller

The IEEE1284 compliant parallel port controller supports faster data rates up to 2.0Mbytes/sec. Supports Nibble mode, Byte Mode, EPP, ECP. Auto-negotiation is implemented in hardware.

Generic GPIO controller

General Purpose I/O pins are used for system control and connection of various devices. This (GPIO) controller provides dedicated general-purpose pins that can be configured as either inputs or outputs. There can be 32 (programmable*) General Purpose Input/output pins. All the GPIO pins in input mode can generate interruptions. Each GPIO can be configured independently of all other GPIO. The GPIO’s allow data input and IRQ generation.

Storage Interface

SATA II v2.6 Host Controller

The SATA II Host Controller implements an AHCI/Emulation interfaces that interfaces with SATA PHY using SAPIS interface on one side and to an application on the other side using VCI interface. Emulation interface is used to backward compatible with existing software and supports both PIO and DMA modes of operation. AHCI is Advanced Host Controller Interface, which is a hardware mechanism that allows software to communicate with Serial ATA devices. It supports PIO, DMA and FPDMA modes of operation and supports NCQ using FPDMA mode. It has aggressive power management capabilities.

SATA II v2.6 Device Controller

The SATA II Device Controller interfaces with SATA PHY using SAPIS interface on one side and to an application on the other side using VCI interface. It supports PIO, DMA, QDMA, FPDMA modes of operation and supports NCQ using FPDMA mode of operation. It also supports SATA power management features.

AMBA Bus

  • AHB to VCI Bus Bridge
  • Synchronous Single AHB64 to Multi AHB64 converter
  • Synchronous Single AHB32 to Multi AHB32 converter

VCI to AHB bus bridge controller is a protocol converter that accepts the transaction from the VCI master and converts it into equivalent AHB transactions. This bridge accepts all valid VCI byte enables and VCI transactions can be any length. VCI I/F is a 64-bit interface, AHB I/F is a 32- or 64-bit interface it is a programmable option.

This converts 64-bit AHB transactions into multi 64-bit transactions.

This converts a single 32-bit AHB transaction into multi 32-bit AHB transactions.

AHB to VCI Bus Bridge

VCI to AHB bus bridge controller is a protocol converter that accepts the transaction from the VCI master and converts it into equivalent AHB transactions. This bridge accepts all valid VCI byte enables and VCI transactions can be any length. VCI I/F is a 64-bit interface, AHB I/F is a 32- or 64-bit interface it is a programmable option.

Synchronous Single AHB64 to Multi AHB64 converter

This converts 64-bit AHB transactions into multi 64-bit transactions.

Synchronous Single AHB32 to Multi AHB32 converter

This converts a single 32-bit AHB transaction into multi 32-bit AHB transactions.

Display IP

  • HDMI 1.1 Transmit controller
  • HDMI 1.1 Receive controller

HDMI Transmitter is a compact audio/video interface for transmitting uncompressed digital data. It takes 24-bit video data and SPDIF/I2S audio data from respective sources and sends it over the HDMI interface. It has provided an I2C interface used to read the capabilities of a SINK. It has an HDCP engine to encrypt video/audio data being transmitted.

HDMI Receiver is a compact audio/video interface for receiving uncompressed digital data. It receives 30-bit video and audio data along with control information interleaved into HDMI packets on 3 HDMI channels and sends it over video (RGB interface) and audio (SPDIF/I2S interface). It has an HDCP engine to decrypt video/audio data is received. It has an I2C channel to provide receiver capabilities information to the transmitter.

HDMI 1.1 Transmit controller

HDMI Transmitter is a compact audio/video interface for transmitting uncompressed digital data. It takes 24-bit video data and SPDIF/I2S audio data from respective sources and sends it over the HDMI interface. It has provided an I2C interface used to read the capabilities of a SINK. It has an HDCP engine to encrypt video/audio data being transmitted.

HDMI 1.1 Receive controller

HDMI Receiver is a compact audio/video interface for receiving uncompressed digital data. It receives 30-bit video and audio data along with control information interleaved into HDMI packets on 3 HDMI channels and sends it over video (RGB interface) and audio (SPDIF/I2S interface). It has an HDCP engine to decrypt video/audio data is received. It has an I2C channel to provide receiver capabilities information to the transmitter.

Misc. IP

Random Number Generator

The random number generator f\generates true random numbers using a LFSR. The LFSR can only be read by the internal CPU.

Follow us on Social Media

Facebook FacebookTwitter TwitterInstagram InstagramLinkedin LinkedinYouTube YouTube
MosChip Logo_TSMC_PNG

About MosChip

MosChip Technologies Limited is a publicly traded semiconductor and system design services company with 600+ engineers located in silicon valley-USA, Hyderabad and Bangalore.

ISO 9001:2015 Quality.

MosChip - ISO 9001-2015 Quality Management System
Employee Portal

LATEST BLOGS

  • World-Class VLSI & Embedded Systems Training Facility in Collaboration with Cadence Design Systems was Inaugurated by Shri. Jayesh Ranjan in Hyderabad
  • MOSCHIP joins TSMC Design Center Alliance
  • MosChip Technologies Appoints Semiconductor Industry Veteran, DVR Murthy As “Vice President of Strategic Initiatives”
  • BrainChip & MosChip to Demonstrate Capabilities of Neural Processor IP & ASICs for Smart Edge Devices at IESA AI Summit
  • MosChip at SemiconIndia Conference 2022 – Interaction with Minister of States
  • MosChip Announces Appointment of Rajeev Krishnamoorthy to its Board of Directors
  • MOSCHIP ANNOUNCES HIGH SPEED SERIAL TRACE PROBE (HSSTP) PHY WITH LINK LAYER in 6nm

Important Links

  • Semiconductor
  • System
  • IoT Solutions
  • Turn-key ASIC

Quick Links

  • Blog
  • Resources
  • Press & News
  • Careers *
  • Contact Us
  • Investor Relations Contact
  • Brand Kit *

Recent Tweets

Tweets by MosChipTech

MosChip CSR

csr badge logo

© 2023 MosChip Technologies Limited | Privacy | Cookie Policy

MosChip Cookie Policy
We use cookies on our website to give you the most relevant experience by remembering your preferences and repeat visits. By clicking “Accept”, you consent to the use of ALL the cookies.
Do not sell my information.
Cookie settingsACCEPT
Privacy & Cookies Policy

Privacy Overview

This website uses cookies to improve your experience while you navigate through the website. Out of these cookies, the cookies that are categorized as necessary are stored on your browser as they are essential for the working of basic functionalities of the website. We also use third-party cookies that help us analyze and understand how you use this website. These cookies will be stored in your browser only with your consent. You also have the option to opt-out of these cookies. But opting out of some of these cookies may have an effect on your browsing experience.
Necessary
Always Enabled
Necessary cookies are absolutely essential for the website to function properly. This category only includes cookies that ensures basic functionalities and security features of the website. These cookies do not store any personal information.
Functional
Functional cookies help to perform certain functionalities like sharing the content of the website on social media platforms, collect feedbacks, and other third-party features.
Performance
Performance cookies are used to understand and analyze the key performance indexes of the website which helps in delivering a better user experience for the visitors.
Analytics
Analytical cookies are used to understand how visitors interact with the website. These cookies help provide information on metrics the number of visitors, bounce rate, traffic source, etc.
Advertisement
Advertisement cookies are used to provide visitors with relevant ads and marketing campaigns. These cookies track visitors across websites and collect information to provide customized ads.
Others
Other uncategorized cookies are those that are being analyzed and have not been classified into a category as yet.
SAVE & ACCEPT
Scroll to top
  • Company
    • About Us
    • Quality
    • Awards & Recognition
    • Board of Directors
    • Executive Leadership
  • Blog
  • Semiconductor NEW
    • Semiconductor IP NEW
      • Digital IP
      • Verification IP
      • Mixed – Signal IP NEW
    • Turn-key ASIC
    • Semiconductor Design Services
      • RTL Design and Verification Services
      • Analog Layout Services
      • Physical Design Services
  • System
    • System Engineering
    • Embedded Systems
    • Enterprise and Mobile Applications
    • Validation and Testing
  • IoT
    • Asset Monitoring
      • Mobile Asset Monitoring
        • Heavy Equipment Monitoring
        • Cold Chain Logistics Monitoring
      • Stationary Asset monitoring
        • Diesel Generator Monitoring Solution
  • Investor Relations
    • Annual Reports
    • Financial Reports
    • Shareholding Patterns
    • Company Announcements
    • Corporate Governance Reports
    • Newspaper Publications
    • Scheme of Merger
    • Policies & Documents
    • AGM, EGM, Postal Ballot & Voting Results
    • NCLT Convened Meetings
    • Shareholder Forms
    • Investor Relations Contact
    • Share Price
  • Reach us
    • Resources
    • Careers HIRING
    • Press & News
    • Training
    • #MosChipLife
    • Brand Kit *
  • Contact Us
Search