

CORPORATE OVERVIEW


PROGRESSIVE ENGINEERING EXCELLENCE



"WE ARE ONE OF THE VERSATILE ORGANIZATIONS WITH SOLUTIONS & SERVICES FOR ALMOST EVERY INDUSTRY" - CEO




OUR CAPABILITIES



ISO 9001:2015 certification for SoC Design, Development, Assembly, Supply & Services of Semiconductors, Software, Systems




SEMICONDUCTOR CAPABILITIES



ISO 9001:2015 certification for SoC Design, Development, Assembly, Supply & Services of Semiconductors, Software, Systems




SYSTEMS, SOFTWARE AND PRODUCT ENGINEERING CAPABILITIES





KEY PARTNERSHIPS & ALLIANCES



OUR BUSINESS VALUE PROPOSITION



- Silicon, Systems, Software & Product Engineering under single roof
- Replicated success over 25+ years with long term customer retention
- Continuous growth in relationship with leading semiconductor firms, foundries & EDA players
- Stability, low attrition & continuous knowledge upgrade on latest tools/technology



Alignment with client business cycle



End-to-end ownership






Flexible Business Model

Collaborative Approach





SEMICONDUCTOR IP

MIXED SIGNAL IP AND RELATED SERVICES



IP	CUSTOMIZE	INTEGRATE
Mixed-Signal IP	MosChip Technologies offers	Complete integration services
• PCIE Gen1/2/3 PHY	customization to other Foundries/nodes and emerging standards	of their IP into customer's SOCs. In addition, provides design services in the
SATA I/2 PHY XAUI PHY	Porting to other foundries	following:
• CEI-6G-SR-PHY	 TSMC, Global, Tower, Samsung, Intel 	SynthesisDFT
 SerialLite PHY & PCS ARM HSSTP PHY & Link PCIE Gen4 PHY (In Lab) 	 180nm, 130nm, 55nm 40nm, 28nm, 22nm, 16FF, 14FF, 7FF, 6FF, 4FF, 	 Place & Route Analog/Mixed Signal Design

Analog IP

• ADC, LVDS I/O, PLL

Customer Specific:

• Custom SerDes for automobile / ADC / other applications

- 5FF, 3FF
- MosChip technologies offers design services for customization / porting of customer's own technology

• Analog Layout

NOSCHib

ANALOG IP CUSTOMIZATION SERVICES

			•			
Nodes			CUSTOMER	PROJECTS	INTERNAL PLATFORMS	
ТЅМС	SAMSUNG	GLOBAL FOUNDRY		DISPLAY Po SerDes		Long Range SerDes (16G)
FinFET 3nm, 5nm, 6nm and 7nm	4nm	12LP		Mul Protocol (6.4	SerDes	Short Range SerDes (10G)
12FFC	5nm	14FF	14FF DDR4, GDDR5 PHY		ARM HSSTP PHY (12.5G)	
28nm HPC, HPC+	12nm	22 FDX	22 FDX TOUCH SENSOR IMAGE SENSOR			ADC
40LP, 180nm		40nm, 55nm	Serial Lite SerDes (2.5G)		LVDS IO, PLL	
Design Tools		Layc	out Tool	S		Other Tools
cādence [®]		cād				
		Gra	iphic	S	Syster	nVerilog

80+ Engineers

- Capable of providing Complex IP Porting solutions like Serdes, DDR
- Experience in working with Latest nodes in TSMC and Samsung
- Recognized TSMC Partner (TSMC DCA Partner)
- Adheres to strict IP Development Methodology
- Follows established CAD Flows and Methodology
- Adherence to ISO Standards, ISO9001:2015 Certified Company
- Professional Program • Management and Status Updates



MOSCHIP SERDES IP

[Phy product standards' overview]

Name	Standards	PCS	Data Rate per Lane (Gbps)	Comments
PCIe Gen 1	PCIe 1.1	PIPE	2.5	 Endpoint or Root Complex PIPE includes skip insertion, deletion PCIe power savings modes
	PCIe 1.1	PIPE	2.5	Endpoint or Root Complex
PCIe Gen 2	PCIe 2.1	PIPE	5.0	 PIPE includes skip insertion, deletion PCIe power savings modes Port bifurcation support
PCIe Gen 3	PCIe 3.1/2.1/1.1	Partners	8.0	Endpoint or Root ComplexPCIe standard multi-lane interface
XAUI	XAUI, CX4, KX4	Customer	2.4 - 3.2 / 1.2 - 1.6	Generic backplane uses
CEI-6	CEI-6, XAUI, CX4, KX4	Customer	4.8 - 6.4 / 2.4 - 3.2 / 1.2 - 1.6	Generic backplane uses
SATA I/II/III	SATA I/II	SATA	1.5/3.0	• Advanced frequency offset (PPM) compensation for +0 / -0.5%
ата у пуш	SATA III	SATA	6.0	SSC
Switchable	Multiple	Multiple	Multiple	Switchable between 2 or 3 standardsSeparate interface for each standard
ARM HSSTP	HSSTP 6.0	Aurora Link	6.25 / 12.5	ARM HSSTP PHY along with Link Layer as a single macro
PCIe Gen4	PCIe 4.0	Partners	16	Test silicon functional and in CHAR/Debug
Seriallite PHY	IEEE149.1	PCS	3.125	chip2chip, board2board, shelf2shelf or backplane
10/100/1000 Ethernet	IEEE802.3	PCS	1	AFE Block in development
USR/VSR/SR		PCS	10	Chip to Chip SerDes. In Development

MOSCHIP DIGITAL IP

USB	SECURITY	ENCRYPTION
 Host Controller Device Controller Retimer Dual-Role-Device 	 Secure Hash Algorithms (SHA1, SHA2, SHA3) Reed-Solomon based FEC Reed-Solomon based Erasure (Static & Dynamic) 	 Advanced Encryption Standard (AES 12 AES 256) XTS-AES

Active state of the state of th

Best in class performance



Platform Independent






SEMICONDUCTOR DESIGN SERVICES



OVERVIEW OF SEMICONDUCTOR GROUP



- Achieved "first-pass silicon success" across 400+ tape-outs
- Expertise ranging from 500nm to the latest 3/5/6/7/10/14/16 nm FinFET & SOI process nodes
- Very strong **RTL Design, Design Verification, Physical Design, Analog Design, and Analog Layout** team with over 15 years of average experience in the senior team
- Engaged in complex chip designs extending to 100+ million gates
- Highest level of training & experience on state-of-the-art technologies
- Design Houses in Hyderabad, Bengaluru, Ahmedabad, Pune and Santa Clara, USA



900+ VLSI Engineers




400+ Tape-outs with 100% First-Pass Silicon Success




Engagement Model ODC | T&M | Turnkey





RTL DESIGN & VERIFICATION SERVICES



www.moschip.com



RTL DESIGN & VERIFICATION

RTL Design


- RTL Front-end Design & Integration
- Micro-architecture Design
- Synthesis & Optimization
- Low power and GLS
- IP/VIP Development, 3rd party IP/VIP& SoC integration

Verification

- SV/UVM Expertise
- Assertion based Verification
- Constrained Random & Coverage-driven Verification
- IP/SoC level Verification
- IP to SoC Verification Sign-off

TurnKey

- Concept to Deployment
- IP to SoC Design & Prototyping
- Architecture, Coding, Testing, Release & Support
- Functional Verification



TECHNOLOGY EXPERTISE

IP Interfaces /	Verification	Languages &	Scripts	Prototype
Protocols	Tools	Methodology		Platforms
Ethernet HDMI SATA SAS CAN AXI/APB XHCI PIPE UTMI+ULPI SPI I2C Interlaken MIPI DP	Questa Incisive VCS Jasper QuestaFormal Xcellium Simvision Visualizer Codelink Verdi Formality FormalPro QuestaSLEC Conformal	SystemVerilog	tion and the end of t	EXERCISE CONDUCTOR

RTL DESIGN SERVICES


ASIC/FPGA/SoC/IP Design

• Logic Design

- HDLs: Verilog & System Verilog
 - Follow standard Coding & Design practices
- Lint: Hal & Spyglass
- CDC: CCD & Spyglass
- IP/SoC Design & Integration
- Throughput Analysis, System Performance

Design Implementation

- Competent services for both ASIC & FPGA applications
- Synthesis: Genus & DC
 - Good knowledge of Mapping & Optimization
 - Highly skilled at Constraints preparation
 - Good knowledge of Timing Goals & Analysis
 - Highly skilled at performing complex Functional, Timing and Spare-cell ECOs
- LEC: Conformal



RTL DESIGN SERVICES

ASIC/FPGA/SoC/IP Design

- Expertise in FPGA Prototyping:
 - XILINX Virtex-2/4/5/6/7
 - XILINX ZYNQ 7000 Series
 - ALTERA Cyclone/Stratix-I/II/III/IV

• Design Portfolio:


- Designed PCS for various CODECs
- Designed logical sub-layer for 2G, 10G, 6.4G, 12.5G & 16G SERDES IPs
- Have a wide array of IP portfolio with us
- Automated processes through scripting for efficient
 execution
- Well balanced team of various experience levels
- Supported various clients on complex program executions, including Integration & taping out a RISC-V system
- Protocol knowledge on AMBA buses, PCS, HSSTP, SPI, I2C, UART, USB 2.0, Ethernet, etc.



VERIFICATION SERVICES


ASIC/FPGA/SoC/IP Design

- Verification Audits
 - Verification Audits at all levels to find and address the verification Gaps.
 - Suggestion of methodologies and working closely with the team.




- Verification
 - Levels
 - Block/Unit
 - Cluster/Sub system level
 - Full Chip/SoC level
 - Methodologies
 - Dynamic & Static Verification
 - Proficient usage of advanced concepts like eRM/OVM/UVM(1.1) methodologies.
 - System Verilog, C and Assertion based verification.
 - Metric driver verification concepts.
 - Modeling Capabilities
 - Test bench development
 - Development of BFMs, Monitors and checkers
 - Functional and code coverage analysis
 - Verification IP development
- Low Power Verification & CPF/UPF Flows





ANALOG LAYOUT SERVICES



ANALOG LAYOUT SERVICES

Technologies

- TSMC N3E | N3P | 5FF | 6FF | 7FF | 12FF | 16FF
- TSMC 22nm, 28nm, 180nm
- SAMSUNG 3nm, 4nm, 5nm, 7nm
- GF 14nm, 12nm, 22nm, 40nm, 55nm, 65nm

Expertise

- High Speed Serdes up to 112Gbps Very Short Reach or Extra Short Reach Serdes of 112Gbps data rate, PCIe6 Gen Protocols
- Power Management Layouts LDO, BGR, SMPS, Bias blocks, Buck Boost converters, etc.
- I/O cells GPIOs, LVDS, DDR los and GDDR IOs
- Data Converters ADC, DAC with different architectures (Pipeline, SAR ADC, Flash ADC, Current steering DAC and R-2R ladder DAC)
- RF Layouts
- Memory Layouts Register files, Dense RAM, Cache Memory, CAM Memory
- Clock Generators Phase Locked Loop, Delay Locked Loop

Unveiling	Highlights
 Ready to Tape-out	 SerDes - Up-to
the Chip in 3nm	112GBPS
 TSMC 22nm Ultra	SerDes - PCLe5 &
Low Leakage (ULL)	PCLe4 with
AloT Edge AI SoC	Multiprotocol
for NTU, ASTAR &	support
EMass.ai	 SerDes – Up-to
[RTL-Silicon]	112GBPS


Tools
cādence [®]
Graphics
/ \nsys
synopsys°



ANALOG LAYOUT – IP DETAILS

PRODUCT	TECHNOLOGY	SPECIFICATION	APPLICATION
XSR SerDes	TSMC N5	112 Gbps	Networking/Servers
PCle Gen6	TSMC N5	64 Gbps	Networking / Servers
DDRIO	TSMC N3	4.8 Gbps - 5.6 Gbps	Memory Applications
DDRIO	TSMC 5G	4.8 Gbps - 5.6 Gbps	Memory Applications
DDRIO	Samsung 5nm	4.8 Gbps - 5.6 Gbps	Memory Applications
Graphical DDR	TSMC 12FFC	12 Gbps	Memory Applications
PMU / PMW Controllers	TSMC180		Laptop / Servers
High Precision Oscillators	TSMC N55	Speed of 5Ghz	Aerospace, Defense, Automotive, Electronics, Mobile & IoT
Clock Generator	TSMC N3	Speed of 5Ghz	Processors
Smart Electrical Meter IC	TSMC 180	45-55Hz, 1 Phase / 3 Phase	Electric Measuring Applications





PHYSICAL DESIGN SERVICES




PHYSICAL DESIGN SERVICES

EXPERTISE

- Block-Level Place & route
- Timing Closure & Static Timing Analysis
- Multiple Domain Clock-Tree Synthesis
- Physical Verification (DRC/ERC/LVS)
- EM-IR Drop Analysis, SI Closure
- Chip-Integration
- Logic Synthesis & Physical Synthesis
- Low Power Expertise Clock Gating, Multi-Vt, Voltage Islands, Power Gating

FLIP-CHIP EXPERTISE

- O-ring design
- Bump Assignment work with Package team and Finalize
- Customer Designed Bump/RDL integration to chip level
- RDL Design and Routing
- Help Customers to decide Metal Stack
- Bumps and Package






SUMMARY OF PD PROJECTS

PROCESS	APPLICATION	DESIGN FEATURES	TEAM SIZE PD ENGINEERS	FLOW	DURATION MONTHS
TSMC 5nm	Client SoC	~ 75M gates, ~ 30 Blocks	15	Customer	12
TSMC 6nm	Client SoC	~ 190M gates, ~ 66 Blocks	35	Customer	12
TSMC 6nm	Client SoC	~ 70M gates, 20 Blocks	15	Customer	7
TSMC 6nm	GPU	~ 365M gates, ~ 100 Blocks	50	Customer	11
TSMC 7nm	GPU	~ 275Mgates, ~ 80 Blocks	44	Customer	12
TSMC 16nmFFP	Video Game	~ 22M gates, 25 Blocks	10	Customer	10
GF 14LLP	Graphics	~ 40M gates, 30 blocks	11	Customer	12
TSMC 28nm HPC+	Networking	~ 103M gates, 14 Blocks	12	MosChip	15
TSMC 40nm G	Networking	~ 12M gates, 8 Blocks	8	MosChip	7
GF 14nm HPP	Ethernet	~ 28M gates, 9 Blocks	6	MosChip	7
TSMC 28nm HPC+	GSP	~ 93M gates, 3 (Unique) Blocks	6	MosChip	12
Samsung 14nmLPP	GSP	~ 120M gates, 3 (Unique) Blocks	6	MosChip	12
TSMC 22nm ULL	Edge SoC	~ 2.2M gates, Flat Chip	3	MosChip	4





SEMICONDUCTOR TURNKEY ASIC

[RTL TO VOLUME PRODUCTION AND BRING-UP]





TURNKEY ASIC ECO PARTNERS





TURNKEY ASIC


- Turnkey ASIC Edge SoC
- Turnkey Mixed Signal ASIC POWER IC
- Edge SoC Reference Platform & Bring-up
- Power IC Debug Platform Development
- Turnkey ASIC Matrix (Digital SoC)
- Matrix FPGA Platform Pre-Silicon
 Validation
- Matrix Reference Platform & BSP












www.moschip.com

Proprietary & Confidential






MOSCHIP ASIC PLATFORMS




MOSCHIP ASIC PLATFORMS


NNP BASED ASIC PLATFORM FOR EDGE AI



LOW FREQUENCY MONITORING ASIC PLATFORM FOR HEALTHCARE














SYSTEMS, SOFTWARE & PRODUCT ENGINEERING SERVICES

OVERVIEW OF EMBEDDED GROUP






- 23+ years of experience in Embedded Systems, Software and Product Engineering
- Enabling end-to-end solutions from concept to design and sustainability
- Skilled at building miniaturized, low-energy, high-accuracy secure portable solutions
- Empowering digital and product transformation for domains involving Medical, Storage, Computing, Multimedia, Automotive, Consumer, Defense and more
- Embedded expertise in Video, Audio, ML, and AI solution development along with Edge and Cloud deployment





EMBEDDED SOFTWARE SERVICES




Platform & Systems Engineering



Multimedia Engineering



Digital Engineering



AI Engineering





Network Engineering

PLATFORM AND SYSTEMS ENGINEERING



FPGA DESIGN	EMBEDDED SYSTEMS, SOFTWARE & PRODUCT DESIGN
 RTL Front-End Design & Integration FPGA Software & Systems Bring-up FPGA Acceleration Solutions Interface & IP Integration Reference Design 	 Platform Enablement Firmware & Driver Development BSP & Board Bring-up PCB Layout, OS Porting & Bootloader Optimization Middleware Integration Product Re-Engineering & Sustenance Turn-key solutions with System/Product Design and Software Development System validation, feature & benchmark testing Customization, Maintenance, and Support Formfactor Designs for Custom or COTS Enclosures


PLATFORM AND SYSTEMS ENGINEERING



SECURITY	COMPLEX/HIGH SPEED SYSTEMS DESIGN
 Secure Platform Root-of- Trust (PRoT) Fuzz & Penetration Testing Edge to Cloud Security Device & Data Security Lifecycle Management Identity & Access Management 	 System Architecture / Schematic Design SI / PI / Thermal Sims System Integration & Software Testing Design updates with Version Control, Prototyping and Manufacturing

PLATFORM AND SYSTEMS ENGINEERING






HIGHLIGHTS & EXPERTISE - PRODUCT & SYSTEM DESIGN

- Product & System Designs executed for Commercial, Military & Industrial Applications
- Add-In Card for PCIe Gen4 @ 16Gbps & Reference Design for Serdes operating at 26Gbps
- High Capacity, High Speed SSD Storage for Cloud Application in 3RU / 4RU Form Factors with PCIe Gen3 interconnect.
- Industrial PC Mother Board Designs in ATX Form factor with 8 x DDR4
 DIMM Connectors, USB3.1, SATA & LGA Socket
- ARM Dual Cortex A9, ARM 1176 & ARM9 based SOC Platforms and Product Designs
- Multiple FPGA based Modular Platform Designs of varied complexity
- Designs involving highspeed, high component density, Impedance Control, Varied PCB Materials (Megtron6, Rogers, Isola, Polyamide, Rigid & Flex-Rigid), Special Processes (Via Back Drilling, Blind / Buried Via's, Group-A / Group-B Certifications), higher layer count (24 to 30 Layers) and larger Panel sizes (24 x 30)








NOSCHIS®

COMPUTER VISION	ML LIFECYCLE MANAGEMENT	COGNITIVE COMPUTING	AI/FPGA ACCELERATION SOLUTIONS
 Machine & Computer Vision Algorithms Object Detection, Identification & Visual Perception Image Capture & Optimization Vision Analytics & Processing Optical Character Recognition 	 MLOps - Automated ML Pipeline Deployment Model Designing, Optimization, Testing & Porting Inference Engines & Metrics ML Transfer Learning Framework Data Augmentation & Annotation 	 Deep Learning & Neural Networks AI/ML on Edge & Cloud ML Application Acceleration Cross Platform Porting & Integration Natural Language Processing (NLP) 	 Scene Detection & Text Analytics Predictive Analytics Audio Analytics & Key- phrase Detection Face Recognition ML Reference Designs & POC

AI ENGINEERING






MULTIMEDIA ENGINEERING

AUDIO SOLUTIONS	VIDEO SOLUTIONS	EMBEDDED & MULTIMEDIA SYSTEMS	CAMERA ENABLED SOLUTIONS	IMMERSIVE SOLUTIONS
 Audio Codec Engineering Audio Command Detection Audio Algorithm Development ALSA Driver Development 	 Video Codec Engineering Surveillance & DVR Video Analysis & Validation VoD & Media Streaming Image Stitching 	 Multimedia Framework Integration Multimedia Systems & SDK Development Android Multimedia & HAL Development OpenVX Acceleration Media Infotainment Systems 	 Smart Camera Applications Firmware & Driver Development Image Signal Processing (ISP) Camera Framework Integration 	 AR/VR application development VR gadget feature development VR streaming on Wi- Fi Open Standard based VR/AR VR on Cloud

41



MULTIMEDIA ENGINEERING




QUALITY ENGINEERING



DEVICE & EMBEDDED TESTING	QUALITY ASSURANCE & PRODUCT TESTING	DEVOPS & TEST AUTOMATION	ML TESTING	CERTIFICATION, COMPLIANCE & CONSULTING
 Multimedia, Audio/Video Testing Embedded System & Integration Testing Test Tool Development Network Interface Card Validation Software Toolchain Testing 	 Performance & Functional Testing Sensor Integration & Interoperability Peripherals & Connectivity testing Connected App/Edge Testing 	 Continuous Integration, Deploy ment & Testing Device to Cloud Test Automation Test Automation Frameworks Automation Scripts QA Farms 	 Dataset & Feature Validation Model Validation & Performance Benchmarking Model Parameters Traceability ML Library Integration Testing Embedded Neural Network Application Testing CNN Compiler Validation 	 FuSa - ISO 26262 AUTOSAR & MISRA-C OpenVX Vision Library Conformance Tools/Frameworks Assessment & Integration Support Feasibility Analysis Test Lab Setup Advisory




QUALITY ENGINEERING



NETWORK ENGINEERING


WIRED	WIRELESS
Network Protocol & App Development	• Wireless Solutions (Wi-Fi, BLE, RF)
Network Stack & Performance Optimization	Customer Premise Equipment
Network Test Automation	WLAN drivers
Network Module Integration	• Wi-Fi co-existence
Software Defined Networking	





DIGITAL ENGINEERING

ΙΟΤ	MOBILITY	CLOUD
 IoT Device Connectivity Gateway Integration & Management Digital Twin IoT Device Lifecycle Management Gateway & Cloud Security 	 Mobile App Development UX Design Mobile Automation Framework 	 Cloud Migration Cloud Design & Architecture Cloud Service Integration



SUMMARY OF EMBEDDED PROJECTS

Application	Embedded Service
Home Automation	Firmware development of Wi-Fi module
Health Monitoring	Firmware development of Wi-Fi & BLE MCU
Autonomous Driving	ECU software development FuSa (ISO26262), MISRA-C Compliance
Multimedia	GStreamer plugins development & porting
Multimedia	DSP based firmware development, audio codecs driver development
AI/ML	Data annotation, algorithm training, deployment Computer vision, NLP, OCR, NLP
Multimedia	ALSA compliant Linux kernel audio driver, Audio firmware feature enhancement
Camera	Profile & optimize low level u-boot code, A/V subsystem activation at boot-up, design & develop kernel wrapper module
Inertial Measurement Unit (IMU)	STM firmware development with peripherals like I2C, SPI, USB, etc.
Wireless	BT-Wi-Fi-LTE Co-existence IP firmware development & validation



THANK YOU

contact@moschip.com

f S to O @/MosChipTech

HYDERABAD (HQ)

MosChip® Technologies Limited 7th floor, My Home Twitza, TSIIC Hyderabad Knowledge City, Rangareddy – 500081, Telangana, India. Tel: +91-40-66229292

BANGALORE

MosChip® Technologies Limited 03rd floor, Salarpuria Hallmark, outer ring road, Kadubeesanahalli, Bangalore – 560103, Karnataka, India Tel: +91-80-4146-3535

USA

MosChip® Technologies, USA 4699 Old Ironsides dr Ste 270, Santa Clara, CA 95054 Tel: 408-737-7141

AHMEDABAD

Softnautics LLP (A MosChip® Company) B block, 3rd floor, Westgate, sg highway, Makarba, Ahmedabad 380051, Gujarat Tel: +91-79-35338580

PUNE

Softnautics LLP (A MosChip® Company) 10th floor, Smartworks space, ap81, 83, n main road, near Hard Rock café, Mundhwa, Pune 411036, Maharashtra